

# PCS2I99446

### rev 0.5

### 2.5V and 3.3V LVCMOS Clock Distribution Buffer

#### Features

- Configurable 10 outputs LVCMOS clock
   distribution buffer
- Compatible to single, dual and mixed 3.3V/2.5V Voltage supply
- Wide range output clock frequency up to 250MHz
- Designed for mid-range to high-performance telecom, networking and computer applications
- Supports applications requiring clock redundancy
- Max. output skew of 200pS (150pS within one bank)
- Selectable output configurations per output bank
- Tristatable outputs
- 32 lead LQFP & TQFP Packages
- Pin and Function compatible with MPC9446
- Ambient operating temperature range of -40 to 85°C

### **Functional Description**

The PCS2I99446 is a 2.5V and 3.3V compatible 1:10 clock distribution buffer designed for low-voltage mid-range to high-performance telecom, networking and computing applications. Both 3.3V, 2.5V and dual supply voltages are supported for mixed-voltage applications. The PCS2I99446 offers 10 low-skew outputs and 2 selectable inputs for clock redundancy. The outputs are configurable and support 1:1 and 1:2 output to input frequency ratios. The PCS2I99446

is specified for the extended temperature range of -40°C to  $85^{\circ}$ C.

The PCS2I99446 is a full static fanout buffer design supporting clock frequencies up to 250MHz. The signals are generated and retimed on-chip to ensure minimal skew between the three output banks. Two independent LVCMOS compatible clock inputs are available. This feature supports redundant clock sources or the addition of a test clock into the system design. Each of the three output banks can be individually supplied by 2.5V or 3.3V supporting mixed voltage applications. The FSELx pins choose between division of the input reference frequency by one or two. The frequency divider can be set individually for each of the three output banks. The PCS2I99446 can be reset and the outputs are disabled by deasserting the MR/OE pin (logic high state). Asserting MR/OE will enable the outputs.

All inputs accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated  $50\Omega$  transmission lines. Please consult the PCS2I99456 specification for a 1:10 mixed voltage buffer with LVPECL compatible inputs. For series terminated transmission lines, each of the PCS2I99446 outputs can drive one or two traces giving the devices an effective fanout of 1:20. The device is packaged in a  $7x7mm^2$  32-lead LQFP and TQFP Packages.


PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200, Campbell, CA 95008 • Tel: 408-879-9077 • Fax: 408-879-9018 www.pulsecoresemi.com



PCS2I99446


### rev 0.5

### **Block Diagram**



### **Pin Configuration**

# 32 - LEAD PACKAGE PINOUT -- Top View





### rev 0.5

### **Table 1: Pin Configuration**

Pin Number	Pin	I/O	Туре	Function
3,4	CCLK0, CCLK1	Input	LVCMOS	LVCMOS clock inputs
5,6,7	FSELA, FSELB, FSELC	Input	LVCMOS	Output bank divide select input
32	MR/OE	Input	LVCMOS	Internal reset and output (high impedance) control
8,11,15,20,24,27,31	GND		Supply	Negative voltage supply (GND)
25,29 18,22 9,13,17	V <sub>CCA</sub> , V <sub>CCB</sub> , V <sub>CCC</sub>		Supply	Positive voltage supply for output banks
2	V <sub>CC</sub>		Supply	Positive voltage supply for core (V <sub>cc</sub> )
30,28, 26	QA0 - QA2	Output	LVCMOS	Bank A outputs
23,21,19	QB0 - QB2	Output	LVCMOS	Bank B outputs
10,12,14,16	QC0 - QC3	Output	LVCMOS	Bank C outputs

Note: V<sub>CCB</sub> is internally connected to V<sub>CC</sub>.

### Table 2: Supported Single and Dual Supply Configurations

Supply voltage configuration	V <sub>cc</sub> <sup>1</sup>	V <sub>CCA</sub> <sup>2</sup>	V <sub>CCB</sub> <sup>3</sup>	V <sub>ccc</sub> <sup>4</sup>	GND
3.3V	3.3V	3.3V	3.3V	3.3V	0V
Mixed voltage supply	3.3V	3.3V or 2.5V	3.3V	3.3V or 2.5V	0 V
2.5V	2.5V	2.5V	2.5V	2.5V	0 V

Note: 1 V<sub>CC</sub> is the positive power supply of the device core and input circuitry. V<sub>CC</sub> voltage defines the input threshold and levels 2 V<sub>CCA</sub> is the positive power supply of the bank A outputs. V<sub>CCA</sub> voltage defines bank A output levels 3 V<sub>CCB</sub> is the positive power supply of the bank B outputs. V<sub>CCB</sub> voltage defines bank B output levels. V<sub>CCB</sub> is internally connected to 4 V<sub>CCC</sub> is the positive power supply of the bank B outputs. V<sub>CCC</sub> voltage defines bank C output levels.

Control	Default	0	1
CCLK_SEL	0	CCLK0	CCLK1
FSELA	0	$f_{QA0:2} = f_{REF}$	$f_{QA0:2} = f_{REF} \div 2$
FSELB	0	F <sub>QBO:2</sub> = f <sub>REF</sub>	$f_{QBO:2} = f_{REF} \div 2$
FSELC	0	$F_{QCO:3} = f_{REF}$	$f_{QCO:3} = f_{REF} \div 2$
MR/OE	0	Outputs enabled	Internal reset Outputs disabled (tristate)

### Table 3: Function Table (Controls)



# PCS2I99446

rev 0.5

#### Table 4: Absolute Maximum Ratings<sup>1</sup>

Symbol	Characteristics	Min	Мах	Unit	Condition
V <sub>cc</sub>	Supply Voltage	-0.3	3.6	V	
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>CC</sub> +0.3	V	
V <sub>OUT</sub>	DC Output Voltage	-0.3	V <sub>CC</sub> +0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
I <sub>OUT</sub>	DC Output Current		±50	mA	
Ts	Storage temperature	-65	125	°C	A star

Note: 1 These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

#### **Table 5: General Specifications**

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
$V_{TT}$	Output Termination Voltage		V <sub>CC</sub> ÷2		V	
MM	ESD Protection (Machine Model)	200			V	
HBM	ESD Protection (Human Body Model)	2000			V	
LU	Latch–Up Immunity	200			mA	
C <sub>PD</sub>	Power Dissipation Capacitance		10		pF	Per output
CIN	Input Capacitance		4.0		pF	

# Table 6: DC CHARACTERISTICS ( $V_{CC} = V_{CCA} = V_{CCC} = 3.3V \pm 5\%$ , $T_A = -40^{\circ}C$ to +85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VIH	Input High Voltage	2.0		V <sub>CC</sub> + 0.3	V	LVCMOS
VIL	Input Low Voltage	-0.3		0.8	V	LVCMOS
I <sub>IN</sub>	Input Current <sup>1</sup>			200	μA	$V_{IN}$ =GND or $V_{IN}$ = $V_{CC}$
V <sub>OH</sub>	Output High Voltage	2.4			V	$I_{OH}$ =-24 mA <sup>2</sup>
V <sub>OL</sub>	Output Low Voltage			0.55 0.30	V V	$I_{OL}$ = 24mA <sup>3</sup> $I_{OL}$ = 12mA
ZOUT	Output Impedance		14 - 17		Ω	
I <sub>CCQ</sub> <sup>3</sup>	Maximum Quiescent Supply Current			2.0	mA	All V <sub>CC</sub> Pins

Note: 1 Input pull-up / pull-down resistors influence input current.

2 The PCS2I99446 is capable of driving 50 $\Omega$  transmission lines on the incident edge. Each output drives one 50 $\Omega$  parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two 50 $\Omega$  series terminated transmission lines. 3 I<sub>CCQ</sub> is the DC current consumption of the device with all outputs open and the input in its default state or open.



# PCS21994

### rev 0.5

# Table 7: AC CHARACTERISTICS ( $V_{CC} = V_{CCA} = V_{CCB} = V_{CCC} = 3.3V \pm 5\%$ , $T_A = -40^{\circ}C$ to $+85^{\circ}C$ )<sup>1</sup>

Symbol	Cha	Characteristics			Тур	Max	Unit	Condition
f <sub>ref</sub>	Input Frequency	Input Frequency		0		250 <sup>2</sup>	MHz	
£			÷1 output	0		250 <sup>2</sup>	MHz	FSELx=0
f <sub>MAX</sub>	Maximum Output Free	quency	÷2 output	0		125	MHz	FSELx=1
t <sub>P</sub> , <sub>REF</sub>	Reference Input Pulse	e Width		1.4			nS	
t <sub>r</sub> , t <sub>f</sub>	CCLK Input Rise/Fall	Time				1.0 <sup>3</sup>	nS	0.8 to 2.0V
t <sub>PLH</sub>	Propagation delay		CCLK0,1 to any Q	2.2	2.8	4.45	nS	
t <sub>PHL</sub>	FTOpagation delay		CCLK0,1 to any Q	2.2	2.8	4.2	nS	
t <sub>PLZ, HZ</sub>	Output Disable Time					10	nS	
t <sub>PZL, LZ</sub>	Output Enable Time					10	nS	
		Within o	ne bank			150	pS	
$t_{sk(O)}$	Output-to-output Skew	Any outp output d	out Bank, Same ivider		Y	200	pS	
	Skew	Any outp	out, Any output divider		¢.	350	pS	
t <sub>sk(PP)</sub>	Device-to-device Ske	W				2.25	nS	
t <sub>SK(P)</sub>	Output pulse skew <sup>4</sup>		đ		AA	200	pS	
DC.	Output Duty Ovela		÷1 output	47	50	53	%	DC <sub>REF</sub> = 50%
DCQ	Output Duty Cycle	÷2 output		45	50	55	%	DC <sub>REF</sub> = 25%-75%
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time			0.1	Y	1.0	nS	0.55 to 2.4V

Note: 1 AC characteristics apply for parallel output termination of 50 $\Omega$  to V<sub>TT</sub>

2 The PCS2I99446 is functional up to an input and output clock frequency of 350MHz and is characterized up to 250MHz.

3 Violation of the 1.0nS maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications.

4 Output pulse skew is the absolute difference of the propagation delay times |  $t_{\text{pLH}}$  -  $t_{\text{pHL}}$  |.

# Table 8: DC CHARACTERISTICS ( $V_{CC} = V_{CCB} = V_{CCB} = 2.5V \pm 5\%$ , $T_A = -40^{\circ}C$ to +85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V <sub>IH</sub>	Input High Voltage	1.7		V <sub>CC</sub> + 0.3	V	LVCMOS
VIL	Input Low Voltage	-0.3		0.7	V	LVCMOS
V <sub>OH</sub>	Output High Voltage	1.8			V	I <sub>OH</sub> =-15 mA <sup>1</sup>
V <sub>OL</sub>	Output Low Voltage			0.6	V	I <sub>OL</sub> = 15 mA
Zout	Output Impedance		17 - 20 <sup>2</sup>		Ω	
IIN	Input Current <sup>2</sup>			±200	μA	$V_{IN}$ =GND or $V_{IN}$ = $V_{CC}$
I <sub>CCQ</sub> <sup>3</sup>	Maximum Quiescent Supply Current			2.0	mA	All V <sub>CC</sub> Pins

Note: 1 The PCS2I99446 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two 50Ω series terminated transmission lines per output.
 2 Input pull-down resistors influence input current.
 3 I<sub>CCQ</sub> is the DC current consumption of the device with all outputs open and the input in its default state or open.



rev 0.5

### Table 9: AC CHARACTERISTICS ( $V_{CC} = V_{CCA} = V_{CCC} = 2.5V \pm 5\%$ , $T_A = -40^{\circ}C$ to $+85^{\circ}C$ )<sup>1,2</sup>

Symbol	Charac	Characteristics			Тур	Max	Unit	Condition
<b>f</b> <sub>ref</sub>	Input Frequency			0		250 <sup>3</sup>	MHz	
f <sub>MAX</sub>	Maximum Output Freque	nev	÷1 output	0		250 <sup>2</sup>	MHz	FSELx=0
IMAX		псу	÷2 output	0		125	MHz	FSELx=1
t <sub>P</sub> , <sub>REF</sub>	Reference Input Pulse W	idth		1.4			nS	
t <sub>r</sub> , t <sub>f</sub>	CCLK Input Rise/Fall Tim	ie				1.0 <sup>4</sup>	nS	0.7 to 1.7V
t <sub>PLH</sub>	Dreneration dalay		CCLK0,1 to any Q	2.6		5.6	nS	
t <sub>PHL</sub>	Propagation delay		CCLK0,1 to any Q	2.6		5.5	nS	
t <sub>PLZ, HZ</sub>	Output Disable Time					10	nS	<i></i>
t <sub>PZL, LZ</sub>	Output Enable Time					10	nS	
		With	nin one bank			150	pS	
t <sub>sk(O)</sub>	Output-to-output Skew		<sup>r</sup> output Bank, ne output divider		(	200	pS	
		Any divi	output, Any output der	4		350	pS	
t <sub>sk(PP)</sub>	Device-to-device Skew					3.0	nS	
t <sub>SK(P)</sub>	Output pulse skew <sup>5</sup>					200	pS	
$DC_Q$	Output Duty Cycle	÷1 or ÷2 output		45	50	55	%	DC <sub>REF</sub> = 50%
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time			0.1		1.0	nS	0.6 to 1.8V

 Note: 1 AC characteristics apply for parallel output termination of 50Ω to V<sub>TT</sub>.
 2 AC specifications are design targets, final specification is pending device characterization.
 3 The PCS2I99446 is functional up to an input and output clock frequency of 350MHz and is characterized up to 250MHz.
 4 Violation of the 1.0nS maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications. 5 Output pulse skew is the absolute difference of the propagation delay times:  $|t_{pLH} - t_{pHL}|$ .

# Table 10: AC CHARACTERISTICS ( $V_{CC}$ = 3.3V + 5%, $V_{CCA}$ , $V_{CCB}$ , $V_{CCC}$ = 2.5V + 5% or 3.3V + 5%, $T_A$ = -40°C to +85°C)<sup>1,2</sup>

Symbol		Characteristics	Min	Тур	Max	Unit	Condition
		Within one bank			150	pS	
t <sub>sk(O)</sub>	Output-to-output Skew	Any output Bank, Same output divider			250	pS	
		Any output, Any output divider			350	pS	
t <sub>sk(PP)</sub>	Device-to-device Ske	ew .			2.5	nS	
t <sub>PLH,HL</sub>	Propagation delay	CCLK0,1 to any Q		See 3	.3V table		
t <sub>sk(P)</sub>	Output pulse skew <sup>3</sup>				250	pS	
DCQ	Output Duty Cycle	÷1 or ÷2 output	45	50	55	%	DC <sub>REF</sub> = 50%

Note: 1 AC characteristics apply for parallel output termination of 50Ω to V<sub>TT</sub>. 2 For all other AC specifications, refer to 2.5V or 3.3V tables according to the supply voltage of the output bank.

3 Output pulse skew is the absolute difference of the propagation delay times: |  $t_{pLH}$  -  $t_{pHL}$  |.



# PCS2I99446


#### rev 0.5

#### APPLICATIONS INFORMATION

#### **Driving Transmission Lines**

The PCS2I99446 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than  $20\Omega$  the drivers can drive either parallel or series terminated transmission lines. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel terminated transmission lines the signal at the end of the line with a 50 $\Omega$  resistance to V<sub>CC</sub>÷2.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the PCS2I99446 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 1. "Single versus Dual Transmission Lines" illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the PCS2I99446 clock driver is effectively doubled due to its capability to drive multiple lines.



# Figure 1. Single versus Dual Transmission Lines

The waveform plots in Figure 2. "Single versus Dual Line Termination Waveforms" show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the PCS2I99446 output buffer is more than sufficient to drive  $50\Omega$  transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43pS exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the PCS2I99446. The output waveform in Figure 2 "Single versus Dual Line Termination Waveforms" shows a step in the waveform. This step is caused by the

impedance mismatch seen looking into the driver. The parallel combination of the  $36\Omega$  series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$V_{L} = V_{S} (Z_{0} \div (R_{S}+R_{0}+Z_{0}))$$


$$Z_{0} = 50\Omega || 50\Omega$$

$$R_{S} = 36\Omega || 36\Omega$$


$$R_{0} = 14\Omega$$

$$V_{L} = 3.0 (25 \div (18+14+25)) = 1.31$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.5V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0nS).



Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 3. "Optimized Dual Line Termination" should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.





# PCS2I99446



September 2006




Figure 4. CCLK0, 1 PCS2I99446 AC test reference for  $V_{cc}$  = 3.3V and  $V_{cc}$  = 2.5V






Figure 5. Output Transition Time Test Reference



The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

# Figure 7. Output-to-Output Skew t<sub>SK(LH.HL)</sub>



The time from the PLL controlled edge to the non-controlled edge, divided by the time between PLL controlled edges, expressed as a percentage.

Figure 9. Output Duty Cycle (DC) Reference






Figure 6. Propagation Delay (tPD) Test Reference







The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 10. Cycle-to-Cycle Jitter



#### rev 0.5

# Power Consumption of the PCS2I99446 and Thermal Management

The PCS2I99446 AC specification is guaranteed for the entire operating frequency range up to 250MHz. The PCS2I99446 power consumption and the associated long-term reliability may decrease the maximum frequency limit, depending on operating conditions such as clock frequency, supply voltage, output loading, ambient temperature, vertical convection and thermal conductivity of package and board. This section describes the impact of these parameters on the junction temperature and gives a guideline to estimate the PCS2I99446 die junction temperature and the associated device reliability.

#### Table 11. Die junction temperature and MTBF

Junction temperature (°C)	MTBF (Years)
100	20.4
110	9.1
120	4.2
130	2.0

Increased power consumption will increase the die junction temperature and impact the device reliability (MTBF). According to the system-defined tolerable MTBF, the die junction temperature of the PCS2I99446 needs to be controlled and the thermal impedance of the board/package should be optimized. The power dissipated in the PCS2I99446 is represented in equation 1. Where  $I_{CCQ}$  is the static current consumption of the PCS2I99446,  $C_{PD}$  is the power dissipation capacitance per output,  $(M)\Sigma C_L$  represents the external capacitive output load, N is the number of active outputs (N is always 12 in case of the PCS2I99446). The PCS2I99446 supports driving transmission lines to maintain high signal integrity and tight timing parameters. Any transmission line will hide the lumped capacitive load at the end of the board trace, therefore,  $\Sigma C_L$  is zero for controlled transmission line systems and can be eliminated from equation 1. Using parallel termination output termination results in equation 2 for power dissipation.

In equation 2, P stands for the number of outputs with a parallel or thevenin termination,  $V_{OL}$ ,  $I_{OL}$ ,  $V_{OH}$  and  $I_{OH}$  are a function of the output termination technique and  $DC_Q$  is the clock signal duty cycle. If transmission lines are used  $\Sigma CL$  is zero in equation 2 and can be eliminated. In general, the use of controlled transmission line techniques eliminates the impact of the lumped capacitive loads at the end lines and greatly reduces the power dissipation of the device. Equation 3 describes the die junction temperature  $T_J$  as a function of the power consumption.

Where  $R_{thja}$  is the thermal impedance of the package (junction to ambient) and  $T_A$  is the ambient temperature. According to Table 11, the junction temperature can be used to estimate the long-term device reliability. Further, combining equation 1 and equation 2 results in a maximum operating frequency for the PCS2I99446 in a series terminated transmission line system, equation 4.

$$P_{\text{TOT}} = \left[ I_{\text{CCQ}} + V_{\text{CC}} \cdot f_{\text{CLOCK}} \cdot \left( N \cdot C_{\text{PD}} + \sum_{M} C_{L} \right) \right] \cdot V_{\text{CC}}$$
Equation 1

$$P_{TOT} = V_{CC} \cdot \left[ I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot \left( N \cdot C_{PD} + \sum_{M} C_L \right) \right] + \sum_{P} \left[ DC_Q \cdot I_{OH} \cdot (V_{CC} - V_{OH}) + \left( 1 - DC_Q \right) \cdot I_{OL} \cdot V_{OL} \right] Equation 2$$

 $T_J = T_A + P_{TOT} \cdot R_{thia}$ 

Equation 3

$$\mathbf{f}_{\text{CLOCK,MAX}} = \frac{1}{C_{\text{PD}} \cdot \mathbf{N} \cdot \mathbf{V}_{\text{CC}}^2} \cdot \left[ \frac{\mathbf{T}_{\text{J,MAX}} - \mathbf{T}_{\text{A}}}{\mathbf{R}_{\text{thja}}} - \left( \mathbf{I}_{\text{CCQ}} \cdot \mathbf{V}_{\text{CC}} \right) \right]$$
Equation 4



# PCS2I99446

### rev 0.5

 $T_{J}$ ,MAX should be selected according to the MTBF system requirements and Table 11.  $R_{thja}$  can be derived from Table 12. The  $R_{thja}$  represent data based on 1S2P boards, using 2S2P boards will result in a lower thermal impedance than indicated below.

Table 12.	Thermal	package	impedance	of the
32LQFP				

Convection, LFPM	R <sub>thja</sub> (1P2S board), °C/W	R <sub>thja</sub> (2P2S board), °C/W
Still air	86	61
100 lfpm	76	56
200 lfpm	71	54
300 lfpm	68	53
400 lfpm	66	52
500 lfpm	60	49

If the calculated maximum frequency is below 350 MHz, it becomes the upper clock speed limit for the given application conditions. The following eight derating charts describe the safe frequency operation range for the PCS2I99446. The charts were calculated for a maximum tolerable die junction temperature of 110°C (120°C), corresponding to an estimated MTBF of 9.1 years (4 years), a supply voltage of 3.3V and series terminated transmission line or capacitive loading. Depending on a given set of these operating conditions and the available device convection a decision on the maximum operating frequency can be made.




# PCS2I99446

# rev 0.5

### **Package Information**






Dimensions				
Symbol	Inches		Millimeters	
	Min	Max	Min	Max
А		0.0472		1.2
A1	0.0020	0.0059	0.05	0.15
A2	0.0374	0.0413	0.95	1.05
D	0.3465	0.3622	8.8	9.2
D1	0.2717	0.2795	6.9	7.1
E	0.3465	0.3622	8.8	9.2
E1	0.2717	0.2795	6.9	7.1
L	0.0177	0.0295	0.45	0.75
L1	0.03937 REF		1.00 REF	
Т	0.0035	0.0079	0.09	0.2
T1	0.0038	0.0062	0.097	0.157
b	0.0118	0.0177	0.30	0.45
b1	0.0118	0.0157	0.30	0.40
R0	0.0031	0.0079	0.08	0.2
а	0°	7°	0°	7°
е	0.031 E	BASE	0.8 B	ASE



# PCS2I99446

rev 0.5

32-lead LQFP



	Dimensions			
Symbol	Inches		Millimeters	
	Min	Max	Min	Мах
А	<b>A</b>	0.0630		1.6
A1	0.0020	0.0059	0.05	0.15
A2	0.0531	0.0571	1.35	1.45
D	0.3465	0.3622	8.8	9.2
D1	0.2717	0.2795	6.9	7.1
E	0.3465	0.3622	8.8	9.2
E1	0.2717	0.2795	6.9	7.1
Y	0.0177	0.0295	0.45	0.75
L1	0.03937 REF		1.00 REF	
Т	0.0035	0.0079	0.09	0.2
T1	0.0038	0.0062	0.097	0.157
b	0.0118	0.0177	0.30	0.45
b1	0.0118	0.0157	0.30	0.40
R0	0.0031	0.0079	0.08	0.20
е	0.031 BASE		0.8 BASE	
а	0°	7°	0°	7°

### 2.5V and 3.3V LVCMOS Clock Distribution Buffer

Notice: The information in this document is subject to change without notice.




# PCS2I99446

rev 0.5

### **Ordering Information**

Part Number	Marking	Package Type	Operating Range
PCS2P99446G-32-LT	PCS2P99446GL	32-pin LQFP, Tray, Green	Commercial
PCS2P99446G-32-LR	PCS2P99446GL	32-pin LQFP, Tape and Reel, Green	Commercial
PCS2P99446G-32-ET	PCS2P99446GE	32-pin TQFP, Tray, Green	Commercial
PCS2P99446G-32-ER	PCS2P99446GE	32-pin TQFP, Tape and Reel, Green	Commercial
PCS2I99446G-32-LT	PCS2I99446GL	32-pin LQFP, Tray, Green	Industrial
PCS2I99446G-32-LR	PCS2I99446GL	32-pin LQFP, Tape and Reel, Green	Industrial
PCS2I99446G-32-ET	PCS2I99446GE	32-pin TQFP, Tray, Green	Industrial
PCS2I99446G-32-ER	PCS2I99446GE	32-pin TQFP, Tape and Reel, Green	Industrial

### **Device Ordering Information**



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.



rev 0.5



PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200 Campbell, CA 95008 Tel: 408-879-9077 Fax: 408-879-9018 www.pulsecoresemi.com Copyright © PulseCore Semiconductor All Rights Reserved Preliminary Information Part Number: PCS2I99446 Document Version: 0.5

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003

© Copyright 2006 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their respective companies. PulseCore reserves the right to make changes to this document and its products at any time without notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein represents PulseCore's best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in PulseCore's Terms and Conditions of Sale (which are available from PulseCore). All sales of PulseCore products are made exclusively according to PulseCore's Terms and Conditions of Sale. The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use.